

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO Box 1450 Alexasofan, Virginia 22313-1450 www.repto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/551,571	09/29/2005	Pascal Bolcato	1011-71851-01	4335
46432 7590 12/23/2008 KLARQUIST SPARKMAN, LLP 121 S.W. SALMON STREET			EXAMINER	
			LUU, CUONG V	
SUITE 1600 PORTLAND,	OR 97204		ART UNIT	PAPER NUMBER
,			2128	
			MAIL DATE	DELIVERY MODE
			12/23/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

# Application No. Applicant(s) 10/551.571 BOLCATO ET AL. Office Action Summary Examiner Art Unit CUONG V. LUU 2128 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 15 September 2008. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-30 is/are pending in the application. 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration. 5) Claim(s) \_\_\_\_\_ is/are allowed. 6) Claim(s) 1-30 is/are rejected. 7) Claim(s) \_\_\_\_\_ is/are objected to. 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are; a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abevance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some \* c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). \* See the attached detailed Office action for a list of the certified copies not received. Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)

Notice of Draftsperson's Patent Drawing Review (PTO-948)

Information Disclosure Statement(s) (PTO/SZ/UE)
Paper No(s)/Mail Date \_\_\_\_\_\_.

Paper No(s)/Mail Date.

6) Other:

Notice of Informal Patent Application.

Art Unit: 2128

#### DETAILED ACTION

Claims 1-30 are pending. Claims 21-30 have been added. Claims 1-30 have been examined. Claims 1-30 have been rejected.

### Response to Arguments

- The 35 USC 101 rejections of claims 11-16 have been withdrawn in light of amendments to claim 11.
- 2. Applicant's arguments filed 9/15//2008, see pages 9-10 regarding the 35 USC 102(b) rejection of claim 1 have been fully considered but they are not persuasive. The Applicant recites the conclusion paragraph on page 1713 of Pino's document and states that this conclusion means the Pino teaches codesign of digital components and RF components. This statement is true. However, it is only a portion of what is taught by Pino. On page 1710 col. 2 paragraph 4 and section 2 Background paragraph 1, Pino discusses integrating 3 simulation technologies, SDF, transient (SPICE), and circuit envelop simulation technologies, to construct TDSF to enable the cosimulation of all three simulation technologies. In addition, the Applicant argues that Pino does not teach using SPICE, which is an analog simulator. The Examiner respectfully disagrees. Pino, as discussed above, uses an analog simulator to construct TDSF simulator, and SPICE is an analog simulator that Pino uses in the document. Claim 1, therefore, remains rejected.
- As per claims 11 and 17, the Applicant, for similar arguments as those of claim 1, argues that it is allowable. For the same reasons discussed on item 2, claims 11 and 17 remain rejected.

Application/Control Number: 10/551,571

Art Unit: 2128

 As per claims 2-3, 7-, 10-13, 16-20 the Applicant argues that they are allowable for depending on allowable independent claims 1, 11, and 17. Since claims 1, 11, and 17 remain rejected, claims 2-3, 7-, 10-13, 16-20 remain rejected.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3, 7, 10-13, 16-17, 20, 21-23, 27, and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by Pino et al (Cosimulating Synchronous DSP Applications with Analog RF Circuits, IEEE 1998, 0-7803-5148-7/98).

5. As per claim 1, Pino teaches method of simulating a circuit, comprising:

reading a description of the circuit that includes a list of components in the circuit and the interconnections between the components, the circuit including both a first set of nodes and components responsive to time-domain signals, the time-domain signals comprising analog signals, and a second set of nodes and components responsive to time-frequency domain signals, the time-frequency domain signals comprising RF signals (col. 1 of p. 1710, the Abstract, col. 2 of p. 1710 paragraphs 2-3, section 2 Background paragraph 1, and p. 1711 col. 2 sections 2.2-2.3 and 3. In col. 1 of p. 1710, the Abstract, col. 2 of p. 1710 paragraph 2, Pino's mention of synthesizable DSP transmitter, cosimulating with a RF modulator and

Art Unit: 2128

power amplifier and EDA tools to perform the cosimulation implies reading circuit's description including components and nodes of time domain and frequency domain. In p. 1711 col. 2 sections 2.2-2.3 and 3. Pino teaches using SPICE for analog time domain simulator. This teaching indicates that the time domain signals are analog signals. Also, Pino teaches during simulation each signal is represented as time varying spectra by allowing a circuit to be simulated using a hybrid time domain and frequency domain engine. This teaching indicates that the time-frequency domain signals comprising RF signals); and in a single simulation flow, simulating time-domain representations of signals on the first set of nodes and simulating time-frequency domain representations of signals on the second set of nodes (col. 1 of p. 1710, the Abstract, Pino's teaching of cosimulating of DSP, a time domain representation and RF modulator, a time-frequency domain representation indicates simulating time-domain representations of signals on the first set of nodes and simulating time-frequency domain representations of signals on the second set of nodes in a single flow) by interrelately solving two sets of non-linear equations until convergence, the two sets of equations including a first set of non-linear equations related to the time-domain signals and a second set of non-linear equations related to the time-frequency domain signals (p. 1711 col. 2 sections 2.2, p. 1712 col. 2 section 3.2 paragraphs 1-4, and p. 1713 col. 1 paragraphs 1-2. In these paragraphs, Pino teaches using SPICE to simulate analog time domain by solving a set of differential equations related to the time-domain signals, and solving another set of non-linear equations related to the time-frequency domain signals, which have no-close form solution until they converge.)

As per claim 2, Pino teaches partitioning the circuit into at least one partition including one or more nodes and components from the first set and at least one partition including one or Art Unit: 2128

more nodes and components from the second set (col. 2 of p. 1711 section 2.3 Circuit Envelope and fig. 2. Section 2.3 and fig. 2 suggests a portion of circuit including one or more nodes and components from the first set and at least one or more nodes and components from the second set for a hybrid time domain and frequency domain simulation).

- 7. As per claim 3, Pino teaches the time-domain representations of signals are analog signals included in at least one analog partition and the time-frequency domain representations of signals are RF signals included in at least one RF partition and wherein a solution for simulation of the analog partition affects a solution for simulation of the RF partition (col. 2 of p. 1711 section 2.3 Circuit Envelope and fig. 2).
- 8. As per claim 7, Pino teaches:

partitioning the circuit into separate modules coupled together, with each module being associated with at least one boundary node external to the module (p. 1713 cols. 1-2 section 4 16 QAM Modern, figures 4-6);

positioning a boundary node by specifying the boundary node to a fixed value (p. 1713 cols. 1-2 section 4 16 QAM Modern, figures 4-6 and col. 2 of p. 1711 section 2.3 Circuit Envelope); and

solving a partitioned module using the fixed value assigned to the positioned boundary node (col. 2 of p. 1711 section 2.3 Circuit Envelope. The simulation of partitioned circuit is solving a partitioned module using the fixed value assigned to the positioned boundary node).

Art Unit: 2128

9. As per claim 10, Pino teaches simulating comprises solving analog and RF partitions for each time step H, and wherein the time step H is automatically adjusted based on the simulation results of previous time steps and input stimuli (col. 2 of p. 1711 section 2.3 Circuit Envelope. Pino teaches using SPICE in simulation, which inherits the time step H being automatically adjusted, based on the simulation results of previous time steps and input stimuli).

 $10. \ As \ per \ claim \ 11, \ Pino \ teaches \ a \ simulator \ apparatus \ for \ simulating \ a \ circuit, \ comprising:$ 

A computer including a single simulator kernel, the single simulator kernel including (col. 1 of p. 1710, the Abstract and col. 2 of p. 1710 paragraph 2):

- a) an analog solver simulating a first set of circuit nodes and components using timedomain representations of signals (col. 1 of p. 1710, the Abstract and col. 2 of p. 1710 paragraph 2); and
- b) an RF solver simulating a second set of circuit nodes and components using timefrequency domain representations of signals (col. 1 of p. 1710, the Abstract and col. 2 of p. 1710 paragraph 2);

the simulator kernel solving, in a single simulation flow, a first set of non-linear equations related to the time-domain representations of signals and a second set of non-linear equations related to the time-frequency domain representations of signals so that solutions of the first set of equations affect solutions of the second set of equations and vice versa (p. 1711 col. 2 sections 2.2, p. 1712 col. 2 section 3.2 paragraphs 1-4, and p. 1713 col. 1 paragraphs 1-2.)

Art Unit: 2128

11. As per claim 12, Pino teaches an input to read a net list describing the physical characteristics of the circuit (col. 1 of p. 1710, the Abstract and col. 2 of p. 1710 paragraph 2).

- 12. As per claim 13, Pino teaches an input to receive control statements from a user to partition the circuit (p. 1713 cols. 1-2 section 4 16 QAM Modem, figures 4-6. Pino teaches partitioning the 16 QAM system into analog RF and DSP. This teaching suggests influence or control statements of the partition by user to an input).
- 13. As per claim 16, Pino teaches an input to read an analog database and an RF database (col. 1 of p. 1710, the Abstract and col. 2 of p. 1710 paragraph 2).
- 14. As per claim 17, these limitations have already been discussed in claim 11. They are, therefore, rejected for the same reasons.
- 15. As per claim 20, the discussions in claim 11 inherit the analog solving means and RF solving means within a single simulator kernel.
- 16. As per claim 21, these limitations have already been discussed in claim 1. They are, therefore, rejected for the same reasons.
- 17. As per claim 22, these limitations have already been discussed in claim 2. They are, therefore, rejected for the same reasons.

Application/Control Number: 10/551,571

Art Unit: 2128

18. As per claim 23, these limitations have already been discussed in claim 3. They are, therefore, rejected for the same reasons.

- 19. As per claim 27, these limitations have already been discussed in claim 7. They are, therefore, rejected for the same reasons.
- 20. As per claim 30, these limitations have already been discussed in claim 10. They are, therefore, rejected for the same reasons.

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be necetived by the manner in which the invention was made.

Claims 4-6, 14-15, 19, and 24-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pino as applied to claims 1, 11, 17, and 21 above, and further in view of Li et al (A Frequency Relaxation Approach for Analog/RF System-Level Simulation, ACM 2004, 1-58113-828-8/04/0006).

21. As per claim 4, Pino teaches receiving user input controlling how to partition the circuit (p. 1713 cols. 1-2 section 4 16 QAM Modern, figures 4-6) but does not teach automatically refining the partitions to provide a higher probability of convergence.

Li teaches this feature (col. 1 of p. 843 the 2<sup>nd</sup> paragraph, p. 846 col. 2 section 4.1 paragraph 2 in this section and Table I. In these paragraphs and Table, Li teaches iteratively partitioning the circuit using relaxation method using a computer. This teaching reads onto the feature).

It would have been obvious to one of ordinary skill in the art to combine the teachings of Pino and Li. Li's teachings would have facilitated the efficient and accurate analysis of complex response signals over wide frequency ranges (col. 1 of p. 843 the 2<sup>nd</sup> paragraph).

- 22. As per claim 5, the discussions in claim 4 suggest partitioning the circuit based on user input and automatically sub-partitioning the circuit to increase simulation speed.
- 23. As per claim 6, Pino does not teach simulating comprises solving each of the partitions separately and performing relaxations over all of the solved partitions, but Li teaches this limitation (col. 1 of p. 843 2<sup>nd</sup> paragraph of section 2 Latency in Analog/RF Systems).

It would have been obvious to one of ordinary skill in the art to combine the teachings of Pino and Li. Li's teachings would quickly have produced a good approximate solution the entire system after several iterations (col. 1 of p. 843 2<sup>nd</sup> paragraph of section 2 Latency in Analog/RF Systems).

- 24. As per claim 14, these limitations have already been discussed in claim 4. They are, therefore, rejected for the same reasons.
- 25. As per claim 15, these limitations have already been discussed in claim 6. They are, therefore, rejected for the same reasons.

26. As per claim 19, these limitations have already been discussed in claim 4. They are, therefore, rejected for the same reasons.

- 27. As per claim 24, these limitations have already been discussed in claim 4. They are, therefore, rejected for the same reasons.
- 28. As per claim 25, these limitations have already been discussed in claim 5. They are, therefore, rejected for the same reasons.
- 29. As per claim 26, these limitations have already been discussed in claim 6. They are, therefore, rejected for the same reasons.

Claims 8 and 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pino as applied to claims 1 and 21 above, and further in view of the Applicant's admitted prior art, hereinafter AAPA.

30. As per claim 8, Pino does not teach the time-domain representation of a signal is given by V(t) and the time-frequency domain representation of a signal is given by

$$v(t) = \sum V_k(t)e^{i\omega}k^{(t)t}$$

However, the Applicant's admitted prior art teaches this feature (paragraph 0005).

It would have been obvious to one of ordinary skill in the art to combine the teachings of Pino and the AAPA. The AAPA's teachings would efficiently have handled the modulation information carried by RF signals.

Art Unit: 2128

31. As per claim 28, these limitations have already been discussed in claim 8. They are,

therefore, rejected for the same reasons.

Claims 9, 18, and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pino

as applied to claims 1, 17, and 21 above, and further in view of Gabele et al, hereinafter

Gabele, (U.S. Pub. 2003/0135354 A1).

32. As per claim 9, Pino does not teach receiving, on a server computer, the description from a

client computer over a distributed network, simulating the description on the server

computer, and returning results to the client computer over the distributed network.

However, Gabele teaches this limitation (paragraph 0349. In this paragraph Gabele

teaches a computer, considered a server, receiving description from another computer,

considered a client, to run simulation and then returning the results to the former computer).

It would have been obvious to one of ordinary skill in the art to combine the teachings of

Pino and Gabele. Gabele's teachings would have performed simulations of complex and

large circuit (paragraph 0008).

33. As per claim 18, these limitations have already been discussed in claim 9. They are,

therefore, rejected for the same reasons.

34. As per claim 29, these limitations have already been discussed in claim 9. They are,

therefore, rejected for the same reasons.

Art Unit: 2128

#### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cuong V. Luu whose telephone number is 571-272-8572. The examiner can normally be reached on Monday-Friday 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah, can be reached on 571-272-2279. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. An inquiry of a general nature or relating to the status of this application should be directed to the TC2100 Group receptionist: 571-272-2100.

Art Unit: 2128

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Cuong V Luu/

Examiner, Art Unit 2128

/Hugh Jones/

Primary Examiner, Art Unit 2128